mirror of
https://github.com/cmur2/python-veml6070.git
synced 2025-04-03 13:34:09 +02:00
- compensation for rset != RSET_240K was wrong, it increased UVA power/ADC step for rset > RSET_240K - UVA power/ADC step should have been decreasing as refresh time (sampling time) got longer - same behavior as with integration_time setting, that works correctly