mirror of
https://github.com/cmur2/python-veml6070.git
synced 2024-12-22 00:54:23 +01:00
cn
4eda08a9c9
- compensation for rset != RSET_240K was wrong, it increased UVA power/ADC step for rset > RSET_240K - UVA power/ADC step should have been decreasing as refresh time (sampling time) got longer - same behavior as with integration_time setting, that works correctly |
||
---|---|---|
.. | ||
__init__.py | ||
veml6070.py |